A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
seminar surveyer
Active In SP

Posts: 3,541
Joined: Sep 2010
01-01-2011, 04:43 PM

Benton Highsmith Calhoun, Member, IEEE, and Anantha P. Chandrakasan, Fellow, IEEE

Low-voltage operation for memories is attractive because of lower leakage power and active energy, but the challenges of SRAM design tend to increase at lower voltage. This paper explores the limits of low-voltage operation for traditional six–transistor (6 T) SRAM and proposes an alternative bitcell that functions to much lower voltages. Measurements confirm that a 256-kb 65-nm SRAM test chip using the proposed bitcell operates into sub-threshold to below 400 mV. At this low voltage, the memory offers substantial power and energy savings at the cost of speed, making it well-suited to energy-constrained applications. The paper provides measured data and analysis on the limiting effects for voltage scaling for the test chip.

for more:


Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  dynamic voltage restorer ppt jaseelati 0 277 15-01-2015, 02:48 PM
Last Post: jaseelati
  SINGLE PHASE AC VOLTAGE CONTROLLER WITH R & RL LOADS project girl 1 1,407 25-09-2014, 11:03 AM
Last Post: Michaelbog
  Low Memory Color Image Zero Tree Coding computer science crazy 3 3,552 07-03-2014, 04:30 PM
Last Post: seminar project topic
  Grid Voltage Regulation Utilizing Storage Batteries in PV Solar seminar ideas 7 7,536 10-01-2014, 04:27 PM
Last Post: seminar project topic
  To verify the characteristics of Low pass and High pass filter seminar projects maker 0 388 26-09-2013, 03:20 PM
Last Post: seminar projects maker
  DESIGN OF AUTOMATIC CHANGE OVER SWITCH WITH GENERATOR CONTROL MECHANISM pdf seminar projects maker 0 2,223 25-09-2013, 12:54 PM
Last Post: seminar projects maker
  PULSE WIDTH MODULATION TECHNIQUES FOR VOLTAGE –FED INVERTERS PPT seminar projects maker 0 836 24-09-2013, 04:41 PM
Last Post: seminar projects maker
  Design of multiplexer usingVerilog HDL seminar projects maker 0 491 14-09-2013, 03:16 PM
Last Post: seminar projects maker
  Design of 8-to-3 encoder (without and with parity) usingVerilog HDL seminar projects maker 0 600 14-09-2013, 03:15 PM
Last Post: seminar projects maker
  Design of decoder usingVerilog HDL seminar projects maker 0 400 14-09-2013, 03:13 PM
Last Post: seminar projects maker