A HIGH SPEED DISTRIBUTED FIFO SCHEME FOR MANAGING INTERCONNECTS
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
computer science crazy
Super Moderator
******

Posts: 3,048
Joined: Dec 2008
#1
17-09-2009, 09:55 PM


A HIGH SPEED DISTRIBUTED FIFO SCHEME FOR MANAGING INTERCONNECTS

Abstract:- Interconnect delays are increasingly becoming the dominant source of performance degradation in the nano-meter regime, largely because the wires do not scale as well as the transistors. Scaling trends allow for complete systems to be built on a single chip (SoC), but they require long interconnects for global signals and clock distribution networks. The parasitic of these global interconnects make efficient and high-performance operation difficult. On-chip communication shortly will require tens of clock cycles for signal propagation between communicating modules/components. This communication is becoming less reliable as feature size and power supply voltages decrease, thus increasing the effect of environmental and process variations. Currently, repeater insertion is widely used to improve global interconnect delays, but with very high latency. In this thesis, an asynchronous distributed rst-in, rst-out (FIFO) buffer is proposed to facilitate communication between modules of highly integrated SoCs. A synchronous FIFO is built for comparison. Using an asynchronous FIFO helps alleviate the clock skew, clock distribution and single clock synchronization problems associated with high-speed, synchronous digital design. The distributed FIFO buffer scheme also improves latency considerably. In addition, this asynchronous FIFO scheme has very good tolerance to voltage and temperature variations. The buffer control circuitry is self-timed and allows for ease of interfacing in multiple domain clock designs. The asynchronous FIFO allows a maximum data transfer rate of 1.67 GHz and 2.35 GHz in a 0:25_m and 0:18_m technology respectively.
Use Search at http://topicideas.net/search.php wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Message
Type your reply to this message here.


Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Control of Voltage Source Inverters using PWM/SVPWM for Adjustable Speed Drive project girl 2 1,359 15-03-2014, 03:30 PM
Last Post: seminar project topic
  SPEED CONTROL OF DC MOTOR USING PWM TECHNIQUE seminar class 10 24,876 19-10-2013, 07:29 PM
Last Post: Guest
  FPGA IMPLEMENTATION OF HIGH SPEED CONVOLUTION AND DECONVOLUTION seminar flower 1 1,030 11-10-2013, 01:45 PM
Last Post: Guest
  A VOLTAGE CONTROLLED ADJUSTABLE SPEED PMBLDCM DRIVE USING A SINGLE-STAGE PFC seminar projects maker 0 575 28-09-2013, 02:23 PM
Last Post: seminar projects maker
  Design of RF based speed control system for vehicles pdf seminar projects maker 0 584 28-09-2013, 12:26 PM
Last Post: seminar projects maker
  PAPR Reduction Technique Using PTS Scheme in OFDM ppt seminar projects maker 0 577 25-09-2013, 03:43 PM
Last Post: seminar projects maker
  REPORT ON MICROCONTROLLER BASED AUTOMATION OF VARIABLE ELECTRONIC SPEED GOVERNOR seminar projects maker 0 603 21-09-2013, 04:14 PM
Last Post: seminar projects maker
  AN ULTRA HIGH-SPEED,LOW POWER ELECTRICAL DRIVE SYSTEM ABSTRACT seminar projects maker 0 530 12-09-2013, 12:56 PM
Last Post: seminar projects maker
  REPORT ON AN ULTRA HIGH-SPEED,LOW POWER ELECTRICAL DRIVE SYSTEM study tips 0 437 10-09-2013, 03:13 PM
Last Post: study tips
  Doubly-Fed Induction Generator for Variable Speed Wind Energy Conversion Systems pdf study tips 0 360 29-08-2013, 04:30 PM
Last Post: study tips