ARM Instruction Set
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
seminar class
Active In SP

Posts: 5,361
Joined: Feb 2011
25-02-2011, 09:19 AM

.ppt   ARMInstV1.0.ppt (Size: 446 KB / Downloads: 38)
ARM Instruction Set
Main features of the ARM Instruction Set

* All instructions are 32 bits long.
* Most instructions execute in a single cycle.
* Every instruction can be conditionally executed.
* A load/store architecture
• Data processing instructions act only on registers
– Three operand format
– Combined ALU and shifter for high speed bit manipulation
• Specific memory access instructions with powerful auto-indexing addressing modes.
– 32 bit and 8 bit data types
 and also 16 bit data types on ARM Architecture v4.
– Flexible multiple register load and store instructions
* Instruction set extension via coprocessors
Processor Modes
* The ARM has six operating modes:
• User (unprivileged mode under which most tasks run)
• FIQ (entered when a high priority (fast) interrupt is raised)
• IRQ (entered when a low priority (normal) interrupt is raised)
• Supervisor (entered on reset and when a Software Interrupt instruction is executed)
• Abort (used to handle memory access violations)
• Undef (used to handle undefined instructions)
* ARM Architecture Version 4 adds a seventh mode:
• System (privileged mode using the same registers as user mode)
The Registers
* ARM has 37 registers in total, all of which are 32-bits long.
• 1 dedicated program counter
• 1 dedicated current program status register
• 5 dedicated saved program status registers
• 30 general purpose registers
* However these are arranged into several banks, with the accessible bank being governed by the processor mode. Each mode can access
• a particular set of r0-r12 registers
• a particular r13 (the stack pointer) and r14 (link register)
• r15 (the program counter)
• cpsr (the current program status register)
and privileged modes can also access
• a particular spsr (saved program status register)
Register Organisation
Accessing Registers using ARM Instructions

* No breakdown of currently accessible registers.
• All instructions can access r0-r14 directly.
• Most instructions also allow use of the PC.
* Specific instructions to allow access to CPSR and SPSR.
* Note : When in a privileged mode, it is also possible to load / store the (banked out) user mode registers to or from memory.
• See later for details.
The Program Status Registers (CPSR and SPSRs)
The Program Counter (R15)

* When the processor is executing in ARM state:
• All instructions are 32 bits in length
• All instructions must be word aligned
• Therefore the PC value is stored in bits [31:2] with bits [1:0] equal to zero (as instruction cannot be halfword or byte aligned).
* R14 is used as the subroutine link register (LR) and stores the return address when Branch with Link operations are performed,
calculated from the PC.
* Thus to return from a linked branch
• MOV r15,r14
• MOV pc,lr
seminar paper
Active In SP

Posts: 6,455
Joined: Feb 2012
15-03-2012, 02:27 PM

ARM Instruction Set

.pdf   IS3_ARM_2007.pdf (Size: 165.97 KB / Downloads: 24)

ARM has load-store architecture: data operands must first be loaded into the CPU, and then stored back to main memory to save the results. It has 16 general-purpose registers, r0 through r15. Except for r15, they are identical. The r15 register has the same capabilities as the other registers, but it can also be used as a program counter (PC).
The other important basic register is the current program status register (CPSR). This register is set automatically during every arithmetic, logical, or shifting operation. The top 4 bits hold the following information of that operation:
• The Negative (N) bit is set when the result is negative in two’s-complement arithmetic.
• The Zero (Z) bit is set when every bit of the result is zero.
• The Carry © bit is set when there is a carry out of the operation.
• The Overflow (V) bit is set when an arithmetic operation results in an overflow.

The major assembly instructions for data operations are summarized in the annex. They allow arithmetic, logical and shift/rotate operations, as well as comparison, and data moving and loading. The shift/rotate operations are considered as additional operands to the previous operation.

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  The New College Vision and Laser Data Set pdf study tips 0 445 27-08-2013, 04:28 PM
Last Post: study tips
  Embedded Palm Device For Guiding Applications Using ARM-7 and RFID Techniques. seminar paper 1 1,019 12-08-2013, 11:07 PM
Last Post: tamilarasi.k
  Data Set Logger Tutorial for LabVIEW DSC Module pdf study tips 0 309 29-05-2013, 11:37 AM
Last Post: study tips
  The Thumb Instruction Set study tips 0 251 14-05-2013, 02:13 PM
Last Post: study tips
  SET: Detecting node clones in Sensor Networks pdf study tips 0 519 04-03-2013, 04:34 PM
Last Post: study tips
  Accelerometer-Based Control of an Industrial Robotic Arm seminar tips 0 388 14-02-2013, 01:53 PM
Last Post: seminar tips
  ARM Processor Architecture seminar tips 0 351 05-02-2013, 02:13 PM
Last Post: seminar tips
  Debugging Embedded Systems Advanced RISC Machines Inc (ARM) seminar ideas 1 721 28-01-2013, 09:40 AM
Last Post: seminar tips
  LEVEL SET SEGMENTATION ppt project girl 0 315 21-01-2013, 03:26 PM
Last Post: project girl
  Instruction-Level Parallel Processors ppt project girl 0 336 08-01-2013, 11:15 AM
Last Post: project girl