An Enhanced CAM Architecture to Accelerate LZW Compression Algorithm
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
Active In SP

Posts: 158
Joined: Oct 2010
19-10-2010, 05:46 PM

This article describes a efficient hardware architecture for Lempel-Ziv-Welch (LZW) data compression algorithm. The encoding and decoding operations are done simultaneously using a CAM array. In order to to achieve search and twofold store operations in single access during regular match operations, an anhanced CAM architecture is also proposed. the implementation of the LZW algorithm is accelerated by these enhanced CAM cells. the proposed
design is evaluated using the Corpus benchmarks.

many lossless data compression algorithms such as LempelZiv (LZ) Huffman coding and arithmetic coding are in use today. In LZW-based data compression the dictionary is constructed dynamically without any prior knowledge of source data. GIF, TIFF, ZIP and postscript level 2 etc uses the LZW algorithm.
The sequential construction of a dictionary is an essential part in the LZW algorithm and then the compression technique involves the involves extensive comparison of input data with the dictionary content.

LZW Compression
First, the dictionary table is initialized to contain all single character strings. the code is stored as prefix string if a match is found. After this, the next character is read and the the substring consisting of prefix string and the next character. If
there is a mismatch the prefix string is sent to the output
and the input character (K) becomes the first character
of the next string. If it matches, the string is then assigned to a prefix string. until all the inputs are exhausted, the characters are read.

Get the report here:
Use Search at wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  A New VLSI Architecture of Parallel Multiplier–Accumulator Based on Radix-2 Modified smart paper boy 6 4,320 10-01-2014, 12:45 PM
Last Post: seminar project topic
  Design Of 2-D Filters Using A Parallel Processor Architecture Report seminar projects maker 0 328 11-09-2013, 04:23 PM
Last Post: seminar projects maker
  GMPLS-based hierarchical optical routing switching architecture pdf study tips 0 290 13-08-2013, 03:13 PM
Last Post: study tips
  DTMF Tone Generation and Detection Using Goertzel Algorithm study tips 0 268 25-06-2013, 12:59 PM
Last Post: study tips
  Adaptive Notch Filter for EEG Signals Based on the LMS Algorithm with Variable pdf study tips 0 410 21-06-2013, 04:55 PM
Last Post: study tips
  Design and Implementation of Fast Fourier Transform Algorithm in FPGA pdf study tips 0 339 06-06-2013, 03:06 PM
Last Post: study tips
  An Introduction to Microprocessor Architecture using 8085 as a classic processor study tips 0 379 15-05-2013, 04:46 PM
Last Post: study tips
  Rate Control Algorithm for High Quality Compression of Static Test Pattern study tips 0 281 10-05-2013, 03:19 PM
Last Post: study tips
Last Post: study tips
  A Real-Time Remote Control Architecture Using Mobile Communication pdf study tips 0 387 28-02-2013, 02:16 PM
Last Post: study tips