FinFET Technology
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
computer science crazy
Super Moderator

Posts: 3,048
Joined: Dec 2008
22-09-2008, 12:23 AM

The introduction of FinFET Technology has opened new chapters in Nano-technology. Simulations show that FinFET structure should be scalable down to 10 nm. Formation of ultra thin fin enables suppressed short channel effects.

It is an attractive successor to the single gate MOSFET by virtue of its superior electrostatic properties and comparative ease of manufacturability.

Since the fabrication of MOSFET, the minimum channel length has been shrinking continuously. The motivation behind this decrease has been an increasing interest in high speed devices and in very large scale integrated circuits.

The sustained scaling of conventional bulk device requires innovations to circumvent the barriers of fundamental physics constraining the conventional MOSFET device structure. The limits most often cited are control of the density and location of dopants providing high I on /I off ratio and finite subthreshold slope and quantum-mechanical tunneling of carriers through thin gate from drain to source and from drain to body.

The channel depletion width must scale with the channel length to contain the off-state leakage I off. This leads to high doping concentration, which degrade the carrier mobility and causes junction edge leakage due to tunneling. Furthermore, the dopant profile control, in terms of depth and steepness, becomes much more difficult.

The gate oxide thickness tox must also scale with the channel length to maintain gate control, proper threshold voltage VT and performance. The thinning of the gate dielectric results in gate tunneling leakage, degrading the circuit performance, power and noise margin.
Use Search at wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion
Active In SP

Posts: 5
Joined: Jul 2009
18-07-2009, 11:52 PM

Hey pls can u provide me with a pdf or more details of this seminar and presentation. Am really interested in this topic.Pls help
Active In SP

Posts: 5
Joined: Jul 2009
18-07-2009, 11:53 PM

my mail id is
pls reply asap
Active In SP

Posts: 1
Joined: May 2010
08-05-2010, 07:37 AM

Pls send me Fin FET Technology full report
Active In SP

Posts: 1,124
Joined: Jun 2010
11-10-2010, 03:55 PM

.ppt   A Presentation on FIN-FET.ppt (Size: 1.91 MB / Downloads: 288)
This article is presented by:
ECE 4th



Recent issues with scaling
Proposed solutions
Proposed Architectures

Recent issues with power crisis

FinFET Fabrication

FinFET Modeling

What is expected ?

Design Time

Device Scaling

Channel Width  Channel Length
To insure that optimal W/L ratios are available

Drain-to-Source Voltage  Channel Length
To maintain a constant electric field from source to drain

Gate-Oxide Thickness  Channel Length
To maintain control of the energy barrier in the channel through increasing the capacitive coupling from the gate

Channel Doping Density  1/(Channel Length)
Maintain a reasonable number of dopants in the decreasing channel area

Active In SP

Posts: 1
Joined: Nov 2010
14-11-2010, 09:08 PM

give me some more information about finfet technologyRolleyesRolleyesRolleyes
Active In SP

Posts: 1
Joined: Feb 2011
06-02-2011, 10:21 AM

we are intrested in this topic..can u pls provide more info?
seminar class
Active In SP

Posts: 5,361
Joined: Feb 2011
14-05-2011, 11:01 AM

.doc   3.doc (Size: 21 KB / Downloads: 50)

.doc   4.doc (Size: 21.5 KB / Downloads: 47)

.doc   2.doc (Size: 67 KB / Downloads: 45)

.ppt   FinFET Technology.ppt (Size: 69.5 KB / Downloads: 61)

.doc   1.doc (Size: 153 KB / Downloads: 47)

.doc   5.doc (Size: 503 KB / Downloads: 72)
Multi-gate FET, e.g. FinFET devices are the most promising contenders to replace bulk FETs in sub- 45 nm CMOS technologies due to their improved sub threshold and short channel behavior, associated with low leakage currents. The introduction of novel gate stack materials (e.g. metal gate, high-k dielectric) and modified device architectures (e.g. fully depleted, undoped fins) affect the analog device properties significantly. First measurements indicate enhanced intrinsic gain (gm/gDS) and promising matching behavior of FinFETs. The resulting benefits regarding the speed-accuracy-power trade-off in analog circuit design will be shown in this work. Additionally novel device specific effects will be discussed. The hysteresis effect caused by charge trapping in high-k dielectrics or self-heating due to the high thermal resistor of the BOX isolation are possible challenges for analog design in these emerging technologies.
To gain an early assessment of the impact of such parasitic effects SPICE based models are derived and applied in analog building blocks.
2.1 FinFET structure and layout
• The double-gate FinFET—a promising candidate to continue CMOS scaling deep into the nanometer regime
• Gate straddles thin silicon fin, forming two conducting channels on sidewalls
3.1 3D view of FinFET
2.2 Layout similar to bulk-Si MOSFET

Fig. 2.2 Bulk-Si MOSFET
Fig. 2.3 Multi-fin layout
Source (all images): T-J King, et al, “FinFET Technology Optimization…”
2.3 FinFET modeling approach
• Need a suitable SPICE model for initial design based on transistor I-V and high-frequency AC characteristics
• Modeling approaches
• Small-signal equivalent model
• Uses simple lumped circuit elements
• Suitable for only selected bias points
• Avoids need for complete device model
• Valid only for small-signal operation
• Subcircuit model (adapt 60-GHz CMOS approach)
• Begin with core BSIMSOI model
• Extend core subcircuit with extrinsic parasitics (BSIMSOI3.1 already includes gate resistance model)
• DC I-V curve fitting to extract core BSIM parameters
• Small-signal Y-parameter fitting to extract parasitic component values
• Also suitable for large-signal simulation
Prasad P. Patil
Active In SP

Posts: 1
Joined: Sep 2011
30-09-2011, 05:27 PM

Give Research paper about finfet technology
seminar addict
Super Moderator

Posts: 6,592
Joined: Jul 2011
01-10-2011, 09:47 AM

to get information about the topic"FinFET Technology" please the link bellow


Active In SP

Posts: 1
Joined: Jun 2012
12-06-2012, 07:03 PM

Could I ask a question:
why finfet can suppress Short-channel-effect? what's the physics?

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Development of Smart Antenna Technology project uploader 1 733 07-04-2016, 11:24 AM
Last Post: mkaasees
Last Post: mkaasees
  IRIS Recognition Technology ppt seminar ideas 1 686 06-04-2016, 03:23 PM
Last Post: mkaasees
  flexible display technology ppt jaseelati 0 610 24-01-2015, 04:26 PM
Last Post: jaseelati
  iden technology ppt jaseelati 0 370 23-01-2015, 02:27 PM
Last Post: jaseelati
  6g mobile technology pdf jaseelati 0 355 22-01-2015, 02:00 PM
Last Post: jaseelati
  valvetronic engine technology powerpoint jaseelati 0 335 15-01-2015, 02:46 PM
Last Post: jaseelati
  optical technology in current measurement jaseelati 0 320 10-01-2015, 01:19 PM
Last Post: jaseelati
  seminar on wifi technology pdf jaseelati 0 346 07-01-2015, 01:45 PM
Last Post: jaseelati
  6g technology ppt jaseelati 0 350 27-12-2014, 03:26 PM
Last Post: jaseelati