Formal equivalence checking
computer science crazy|
Joined: Dec 2008
24-02-2009, 12:52 AM
Formal equivalence checking process is a part of electronic design automation (EDA), commonly used during the development of digital integrated circuits, to formally prove that two representations of a circuit design exhibit exactly the same behavior.In general, there is a wide range of possible definitions of functional equivalence covering comparisons between different levels of abstraction and varying granularity of timing details.
The most common approach is to consider the problem of machine equivalence which defines two synchronous design specifications functionally equivalent if, clock by clock, they produce exactly the same sequence of output signals for any valid sequence of input signals.
Microprocessor designers use equivalence checking to compare the functions specified for the instruction set architecture (ISA) with a register transfer level (RTL) implementation, ensuring that any program executed on both models will cause an identical update of the main memory content. This is a more general problem.
A system design flow requires comparison between a transaction level model (TLM), e.g., written in SystemC and its corresponding RTL specification. Such a check is becoming of increasing interest in a system- on-a-chip (SoC) design environment.
Use Search at http://topicideas.net/search.php wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion
|Possibly Related Threads...|
|A Formal Framework for Automated Round-trip Software Engineering in Static Aspect||seminar ideas||0||395||
12-06-2012, 02:21 PM
Last Post: seminar ideas
|Integrating Structural Design and Formal Methods in RealTime System Design||Computer Science Clay||0||1,112||
01-03-2009, 01:25 PM
Last Post: Computer Science Clay
|Model checking||computer science crazy||0||1,005||
24-02-2009, 01:16 AM
Last Post: computer science crazy