LOW POWER HIGH SPEED SWITCHED CURRENT COMPARATOR
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
project report helper
Active In SP
**

Posts: 2,270
Joined: Sep 2010
#1
01-11-2010, 12:08 PM




LOW POWER HIGH SPEED SWITCHED CURRENT COMPARATOR


Y. SUN, Y.SWANG, F.C. LAI
HARBIN INSTITUTE OF TECHNOLOGY, CHINA



ABSTRACT:

Current mode implementation provides an alternative to high speed data conversion systems for low voltage applications. The pursuing of speed and accuracy of data conversion makes comparator critical. This paper presents a novel switched current (SI) comparator which achieves high speed without sacrificing either accuracy or power dissipation. Employing a class AB current mirror as the input stage, the desired accuracy is attained and a dynamic class AB latched comparator is used to achieve high operation speed. Both of the input stage and the latched comparator are low power blocks and the average supply current is only 85μA during comparison. The proposed comparator is designed and simulated in TSMC 0.25μm CMOS process with 1.8V supply voltage. The proposed SI comparator achieves a current sensitivity up to 0.2μA and a sampling frequency up to 100MHz, with only 153μW of total power consumption.


INTRODUCTION

Current mode signal processing implemented in CMOS technology has received increasing interest in the past decades [1-3]. The circuit implemented in current mode technique occupies small area, consumes less power dissipation and achieves high operation speed. Moreover, many sensors in SoC such as temperature sensors, photo sensors provide current signal. In these applications and high speed data converters such as RF A/D D/A converters, oscillators, et al., where the function of comparison is a limiting component for accuracy, noise and power consumption reasons, the introduction of current mode solutions is highly desirable. The current comparison process is injecting one or two current flowing into the comparator and distinguishing the current (or the difference of two current) is positive or negative. The output nodal voltage generated by the output current is used conveniently to indicate the result of the comparison. The comparison process is relatively simple, but the implementation of the current comparator is not piddling. Low input impedance, which is required by current mode circuits, should be considered first. Secondly, a quick time response is demanded by the current comparator. The main limitation to the time response usually comes from the initial balance of the output branches that often leads to the triode region some output transistors. Finally, accuracy is a crucial parameter for comparator, and it depends on the offset caused by the mismatch of transistors. Many good implementations have been reported in the past decades [4-7], many of them emphasis on one or several aspects at the cost of deterioration in other characteristics.


for more info please visite::->

scribddoc/40406733/cmos2
Reply
nkdaalak@gmail.com
Active In SP
**

Posts: 1
Joined: Nov 2010
#2
14-11-2010, 01:43 PM

thanks it is so good
Reply
seminar surveyer
Active In SP
**

Posts: 3,541
Joined: Sep 2010
#3
18-11-2010, 12:58 PM

you are welcome Smile
Reply
prashanth.k443
Active In SP
**

Posts: 1
Joined: Dec 2010
#4
01-12-2010, 09:44 PM

hai sir i am now doing my project and implimentation related to your paper can send me full document of ur paper pls
Reply
seminar surveyer
Active In SP
**

Posts: 3,541
Joined: Sep 2010
#5
02-12-2010, 06:14 AM

sorry, now we don't have a full report on LOW POWER HIGH SPEED SWITCHED CURRENT COMPARATOR. we'll update as soon as possible.
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Message
Type your reply to this message here.


Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  SEMINAR ON MICRO-HYDRO POWER PLANT PPT study tips 1 986 01-04-2016, 12:07 PM
Last Post: mkaasees
  spurious-power suppression technique (SPST) seminar tips 2 572 12-03-2016, 03:31 PM
Last Post: mkaasees
  POWER FORMER -New trend in powersystem study tips 1 1,239 31-03-2015, 07:03 AM
Last Post: Shahid.jan18@gmail.com
  DETECTING POWER GRID SYNCHRONIZATION FAILURE seminar addict 5 4,307 09-01-2015, 08:16 PM
Last Post: Guest
  automatic power saving conveyor for industrial application jaseelati 0 438 07-01-2015, 04:30 PM
Last Post: jaseelati
  Low Memory Color Image Zero Tree Coding computer science crazy 3 3,544 07-03-2014, 04:30 PM
Last Post: seminar project topic
  Speed control of Brushless DC motor with DSP controller using Matlab seminar tips 2 1,111 10-01-2014, 12:45 PM
Last Post: seminar project topic
  Speed Control of Single Phase Induction Motor Using Short Message Service ppt seminar ideas 1 1,859 06-11-2013, 11:31 AM
Last Post: Guest
  HEAD MOTION CONTROLLED POWER WHEELCHAIR seminar class 8 7,510 21-10-2013, 10:30 PM
Last Post: Guest
  Switched Reluctance Motor Report seminar projects maker 0 641 30-09-2013, 02:54 PM
Last Post: seminar projects maker