LOW POWER VLSI On CMOS full report
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
project report tiger
Active In SP
**

Posts: 1,062
Joined: Feb 2010
#1
08-02-2010, 10:06 AM


LOW POWER VLSI On CMOS

Submitted by:
K.Nagendra


Why we go to Low Power..


PORTABILITY:
Enhanced run-time, Reduced weight, Reduced volume, Low cost operation
High Performance:
Low-cost cooling, Low-cost packaging, Low-cost operation
RELIABILITY:
Avoid thermal problems
Avoid scaling related problems



Where Does Power Go In CMOS

Dynamic Power Consumption : Charging and Discharging Capacitors
Short Circuit Currents : Short circuit path

between supply rails during switching
Leakage: Leakage diodes and

transistors
Ptotal = PDYN + PSC + PLeakage
=CLVDDF+VDDIPEAK{(Tr + Tf)/2}F+VDD ILEAK



Glitching¦
Glitching refers to spurious and unwanted transitions that occur before a node settle down to its final steady-state value.
Glitching often arises when paths with unbalanced propagation delay converges at the same point in the circuit.
The dissipation caused by the spurious transitions can reach up to 25% of the total dissipation for some circuits.



Short Circuit Currents
Short circuit currents are encountered only in static design.
In static CMOS circuits the flow current from VDD to GND during Switching when both NMOS and PMOS conducting Simultaneously.
Such path never exists in a dynamic circuits.



Short-Circuit energy as a function of slope ratio
Short-Circuit energy dissipation (normalized with respect to zero i/p rise time energy) for a static CMOS.
The power dissipation due to short circuit currents is minimized by matching the rise/fall times of the input and output signals.
Short-Circuit reduced by lower the Supply Voltage.


Conclusion
Thus the low power can be achieved by decreasing Vdd to certain level.
As leakage current cannot be reduced, the short circuit currents are eliminated by dynamic circuits.
The power dissipation due to short circuit currents is minimized by matching the rise/fall times of the input and output signals
Glitching makes power to dissipate so it is reduced by cope process


Attached Files
.ppt   Low Power Vlsi in CMOS.ppt (Size: 995 KB / Downloads: 898)
Reply
project report tiger
Active In SP
**

Posts: 1,062
Joined: Feb 2010
#2
12-02-2010, 11:08 PM

please read citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.1.4947&rep=rep1&type=pdf for getting full report
Reply
project report helper
Active In SP
**

Posts: 2,270
Joined: Sep 2010
#3
12-10-2010, 12:52 PM


.doc   LOW POWER VLSI TECHNOLOGY.doc (Size: 94 KB / Downloads: 357)
LOW POWER VLSI TECHNOLOGY


ABSTRACT

In the past, the major concerns of the VLSI design were area, performance, cost and reliability; power consideration was mostly of only secondary importance. In recent years, this has begun to change increasingly, power is being given comparable weight to area and speed considerations. High power systems often run hot; high temperature tends to exacerbate several silicon failure mechanisms. Every 10C increase in operating temperature roughly doubles a component’s failure rate.
The growth of personal computing devices (portable desktops, audio and video-based multimedia products) and wireless communications systems demand high-speed computation and complex functionality; with low power consumption. In this context, peak power (maximum possible power dissipation) is a critical design factor as it determines the thermal, electrical limits of designs; impacts the system cost, size and weight; dictates specific battery type, system packaging, heat sinks; aggravates the resistive and inductive voltage drop problems pointing to an ultimate solution- LOW POWER VLSI TECHNOLOGY.
Low power has emerged as a principal theme in today’s electronics industry. The need for low power has caused a major paradigm shift where power dissipation has become as important a consideration as performance and area. This article reviews various strategies and methodologies for designing low power circuits and systems. It describes the many issues facing designers at architectural, logic, circuit and device levels and presents some of the techniques that have been proposed to overcome these difficulties. The article concludes with the future challenges that must be met to design low power, high performance systems.
Reply
deepthid
Active In SP
**

Posts: 1
Joined: Jan 2011
#4
20-01-2011, 05:36 PM

can u pls send the full report document file of low power vlsi on cmos.
Reply
seminar surveyer
Active In SP
**

Posts: 3,541
Joined: Sep 2010
#5
22-01-2011, 12:18 PM

hi friend, project and implimentation report helper has already attached a doc in his post. hope it should contain full report.
Reply
suyogmc
Active In SP
**

Posts: 1
Joined: Jan 2011
#6
22-01-2011, 01:22 PM

send the report as early as possible
Reply
vijaymohan
Active In SP
**

Posts: 1
Joined: Jul 2011
#7
16-07-2011, 01:45 PM

need full project and implimentation report
Reply
sujit_inamdar
Active In SP
**

Posts: 1
Joined: Oct 2011
#8
08-10-2011, 08:25 AM

Please give me the detail report and PPT of this seminar and presentation for M.E.(E&TC).
Reply
seminar addict
Super Moderator
******

Posts: 6,592
Joined: Jul 2011
#9
08-10-2011, 09:50 AM



to get information about the topic"LOW POWER VLSI On CMOS full report" please refer the link bellow

topicideashow-to-low-power-vlsi-on-cmos-full-report
Reply
janardhan703
Active In SP
**

Posts: 1
Joined: Nov 2011
#10
02-11-2011, 10:35 AM

hai .......... i want low power vlsi design papers for technical seminar and presentation. could u assist me.
Reply
seminar addict
Super Moderator
******

Posts: 6,592
Joined: Jul 2011
#11
03-11-2011, 09:50 AM



to get infornation about the topic"LOW POWER VLSI On CMOS full report"refer the link bellow
topicideashow-to-low-power-vlsi-on-cmos-full-report
Reply
hotelogix
Hotelier
**

Posts: 45
Joined: Apr 2011
#12
03-11-2011, 04:06 PM

Thanks for the details project and implimentation report tiger
Reply
seminar addict
Super Moderator
******

Posts: 6,592
Joined: Jul 2011
#13
04-11-2011, 09:46 AM

to get infornation about the topic"LOW POWER VLSI On CMOS full report"refer the link bellow
topicideashow-to-low-power-vlsi-on-cmos-full-report
Reply
seminar ideas
Super Moderator
******

Posts: 10,003
Joined: Apr 2012
#14
11-06-2012, 03:23 PM

to get information about the topic "Low power VLSI" full report ppt and related topic refer the link bellow

topicideashow-to-low-power-vlsi

topicideashow-to-low-power-vlsi-on-cmos-full-report

topicideashow-to-trends-in-low-power-vlsi-design
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Message
Type your reply to this message here.


Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  detecting power grid synchronization failure jaseelati 2 385 20-05-2016, 12:28 PM
Last Post: Dhanabhagya
  FLEXIBLE POWER ELECTRONIC TRANSFORMER seminar tips 2 1,627 05-07-2015, 09:58 AM
Last Post: tunhtutaye
  electronic power generator using transistor jaseelati 0 353 31-01-2015, 01:52 PM
Last Post: jaseelati
  floating power plant ppt jaseelati 0 360 31-01-2015, 12:49 PM
Last Post: jaseelati
  inductive power transfer ppt jaseelati 0 273 23-01-2015, 02:21 PM
Last Post: jaseelati
  power theft detection via plc pdf jaseelati 0 345 22-01-2015, 03:31 PM
Last Post: jaseelati
  distributed power flow controller ppt jaseelati 0 281 21-01-2015, 03:21 PM
Last Post: jaseelati
  wireless power theft monitoring system and indication at local substations. jaseelati 0 363 10-01-2015, 03:42 PM
Last Post: jaseelati
  pedal power hacksaw project report jaseelati 0 315 10-01-2015, 02:14 PM
Last Post: jaseelati
  iffco phulpur power plant ppt jaseelati 0 230 09-01-2015, 01:43 PM
Last Post: jaseelati