Multiplier Accumulator Component VHDL Implementation
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
seminar projects crazy
Active In SP
**

Posts: 604
Joined: Dec 2008
#1
14-08-2009, 04:24 PM


Abstract

As integrated circuit technology has improved to allow more and more
components on a chip, digital systems have continued to grow in complexity. As digital systems have become more complex, detailed design of the systems at the gate and flip-flop level has become very tedious and time consuming. For this reason, use of hardware description languages in the digital design process continues to grow in importance.

A hardware description language allows a digital system to be designed and debugged at a higher level before conversion to the gate and flip-flop level. Use of synthesis CAD tools to do this conversion, is becoming more widespread. This is analogous to writing software programs in a high level language such as C, and then using a compiler to convert the programs to machine language. The two most popular hardware description languages are VHDL and Verilog.

The MAC unit provides high-speed multiplication, multiplication with cumulative addition, multiplication with cumulative subtraction, saturation, and clear-to-zero functions. These operations are extensively used in Fast Fourier Transforms required by the MP3 Chip. The 16 bit multiplier accumulator unit is based on the multiplier accumulator specification of the Analog Devices ADSP2181 chip.

Field Programmable Gate Arrays (FPGAs) are being used increasingly in embedded general purpose computing environments as performance accelerators. This new use beyond the traditional usage as glue logic and as a rapid prototyping enabler has also renewed interest in the FPGA architecture. The fine grain reconfigurability of the FPGA architecture makes it an ideal candidate for use in system-on-chip environments that strive to integrate heterogeneous programmable architectures
Use Search at http://topicideas.net/search.php wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Message
Type your reply to this message here.


Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  IMPLEMENTATION OF ADVANCED ENCRYPTION STANDARD (AES) computer science crazy 7 4,822 27-05-2016, 09:18 AM
Last Post: Dhanabhagya
  Design of Manchester Encoder-decoder in VHDL seminar projects crazy 6 4,612 27-12-2015, 11:08 PM
Last Post: Guest
  vedic multiplier elakkiyaarun 0 302 20-11-2014, 11:00 AM
Last Post: elakkiyaarun
  REMOTE NOTICE BOARD IMPLEMENTATION USING GSM COMMUNICATION project uploader 2 1,272 09-05-2014, 10:00 AM
Last Post: seminar project topic
  A New VLSI Architecture of Parallel Multiplier–Accumulator Based on Radix-2 Modified smart paper boy 6 4,320 10-01-2014, 12:45 PM
Last Post: seminar project topic
  FPGA IMPLEMENTATION OF HIGH SPEED CONVOLUTION AND DECONVOLUTION seminar flower 1 1,030 11-10-2013, 01:45 PM
Last Post: Guest
  Implementation of PMBLDC motor using Cuk PFC converter pdf study tips 4 1,462 02-10-2013, 09:52 AM
Last Post: reenachandran
  VHDL SIMULATION OF FIR FILTER A Project Report seminar projects maker 0 855 28-09-2013, 04:00 PM
Last Post: seminar projects maker
  Implementation of Time Division Multiplexing system using matlab study tips 2 1,018 27-09-2013, 09:22 AM
Last Post: seminar projects maker
  Design and implementation of a home embedded surveillance system with ultra-low seminar projects maker 0 452 14-09-2013, 03:56 PM
Last Post: seminar projects maker