The TIGER SHARC Processor
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
computer science crazy
Super Moderator
******

Posts: 3,048
Joined: Dec 2008
#1
21-02-2009, 10:58 PM


Introduction:-

The Tiger SHARC processor is the newest and most power member of this family which incorporates many mechanisms like SIMD, VLIW and short vector memory access in a single processor. This is the first time that all these techniques have been combined in a real time processor.

The TigerSHARC DSP is an ultra high-performance static superscalar architecture that is optimized for tele-communications infrastructure and other computationally demanding applications. This unique architecture combines elements of RISC, VLIW, and standard DSP processors to provide native support for 8, 16, and 32-bit fixed, as well as floating-point data types on a single chip.
Large on-chip memory, extremely high internal and external bandwidths and dual compute blocks provide the necessary capabilities to handle a vast array of computationally demanding, large signal processing tasks


More....



The TigerSHARC Processor family offers wireless infrastructure and general purpose multiprocessing system manufacturers a balanced architecture that uses characteristics of RISC, VLIW, and DSP.



[img]4.bp.blogspot_OOACnTJ5RhM/SWZIfigxqcI/AAAAAAAAABk/-ptUxrf9btE/s320/w7005.gif[/img]






As has been demonstrated in several application spaces, most notably the 3G telecoms infrastructure equipment market, TigerSHARC is the only DSP solution containing the performance and instruction set to enable an 'all software' approach. This means a TigerSHARC-based solution is better equipped to address manufacturer's requirements for flexibility, high-performance, reduced bill of materials cost and added capacity than traditional hardware approaches that rely heavily on ASICs (application-specific integrated circuits), FPGAs (field programmable gate arrays) and/or ASSPs (application specific standard products).



Performance

Through this combination, the TigerSHARC Processor gains the unique ability to process 1, 8, 16 and 32-bit fixed-point as well as floating-point data types on a single chip. This proprietary architecture establishes it in a leading position in the critical areas of performance, integration, flexibility and scalability. Optimising throughput, not just clock speed, drives a balanced DSP architecture and with throughput as the metric, the TigerSHARC Processor is the highest performance DSP for communications infrastructure and multiprocessing applications currently available.


Native support for 8, 16, and 32 bit data types


Flexibility

While also providing high system performance it also retains the highest possible flexibility in software and hardware development - flexibility without compromise. For general purpose multiprocessing applications, TigerSHARC Processor's balanced architecture optimises system, cost, power and density.

A single TigerSHARC Processor, with its large on-chip memory, zero overhead DMA engine, large I/O throughput, and integrated multiprocessing support, has the necessary integration to be a complete node of a multiprocessing system. This enables a multiprocessor network exclusively made up of TigerSHARCs without any expensive and power consuming external memories or logic.

The latest members of the TigerSHARC family are the ADSP-TS201S, ADSP-TS202S and ADSP-TS203S. The ADSP-TS201S operates at 600 MHz with 24 Mbits and can execute 4,8 billion MACs per second while achieving high floating-point DSP performance. The ADSP-TS202S operates at 500 MHz with 12 Mbits and the ADSP-TS203S operates at 500 MHz with 4 Mbits.

The TigerSHARC Processor's parallelism capabilities allow for up to four 32-bit instructions per cycle while an enhanced communication instruction set reduces some of the mountainous signal processing functions associated with wireless down to a manageable level. The TigerSHARC also provides an unmatched level of both internal and external bandwidth that enable high computation rates and high data rate processing.

The combination of all the above mentioned features positions the TigerSHARC Processor as an excellent candidate for applications requiring extremely high throughput such as the channel decoding algorithms of wireless communications.

For more information contact Analog Data Products, a division of Avnet Kopp, 011 809 6100.
Use Search at http://topicideas.net/search.php wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Message
Type your reply to this message here.


Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  tigersharc processor full report project reporter 4 8,249 24-02-2013, 05:02 PM
Last Post: Guest
  ARM Processor Architecture seminar tips 0 351 05-02-2013, 02:13 PM
Last Post: seminar tips
  ECOMP - an Erlang Processor project girl 0 347 17-01-2013, 10:07 AM
Last Post: project girl
  Intel Itanium Processor Abstract project girl 0 419 02-01-2013, 04:08 PM
Last Post: project girl
  Processor Management Report project girl 0 365 01-01-2013, 02:33 PM
Last Post: project girl
  Seminar Report PEPSC:POWER EFFICIENT PROCESSOR FOR SCIENTIFIC COMPUTING project girl 0 410 28-11-2012, 11:48 AM
Last Post: project girl
  Cryogenic processor report project girl 0 512 09-11-2012, 01:15 PM
Last Post: project girl
  Embedded Soft Processor for Sensor Networks seminar flower 0 364 06-11-2012, 05:56 PM
Last Post: seminar flower
  Hypertext Pre−Processor seminar tips 0 369 18-10-2012, 04:44 PM
Last Post: seminar tips
  A Word Processor seminar flower 0 366 15-10-2012, 03:51 PM
Last Post: seminar flower