Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
project report helper
Active In SP
**

Posts: 2,270
Joined: Sep 2010
#1
09-10-2010, 11:42 AM



.pdf   IEEEXplore-11.pdf (Size: 1.6 MB / Downloads: 69)
Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating

Hamid Mahmoodi, Member, IEEE, Vishy Tirumalashetty, Matthew Cooke, and Kaushik Roy, Fellow, IEEE



Abstract—

A significant fraction of the total power in highly synchronous systems is dissipated over clock networks. Hence, low power clocking schemes are promising approaches for low-power design. We propose four novel energy recovery clocked flip-flops that enable energy recovery from the clock network, resulting in significant energy savings. The proposed flip-flops operate with a single-phase sinusoidal clock, which can be generated with high efficiency. In the TSMC 0.25- m CMOS technology, we implemented 1024 proposed energy recovery clocked flip-flops through an H-tree clock network driven by a resonant clock-generator to generate a sinusoidal clock. Simulation results show a power reduction of 90% on the clock-tree and total power savings of up to 83% as compared to the same implementation using the conventional square-wave clocking scheme and flip-flops. Using a sinusoidal clock signal for energy recovery prevents application of existing clock gating solutions. In this paper, we also propose clock gating solutions for energy recovery clocking. Applying our clock gating to the energy recovery clocked flip-flops reduces their power by more than 1000 in the idle mode with negligible power and delay overhead in the active mode. Finally, a test chip containing two pipelined multipliers one designed with conventional square wave clocked flip-flops and the other one with the proposed energy recovery clocked flip-flops is fabricated and measured. Based on measurement results, the energy recovery clocking scheme and flip-flops showa power reduction of71% on the clock-tree and 39% on flip-flops, resulting in an overall power savings of 25% for the multiplier chip.
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Message
Type your reply to this message here.


Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  detecting power grid synchronization failure jaseelati 2 370 20-05-2016, 12:28 PM
Last Post: Dhanabhagya
  FLEXIBLE POWER ELECTRONIC TRANSFORMER seminar tips 2 1,611 05-07-2015, 09:58 AM
Last Post: tunhtutaye
  electronic power generator using transistor jaseelati 0 340 31-01-2015, 01:52 PM
Last Post: jaseelati
  floating power plant ppt jaseelati 0 344 31-01-2015, 12:49 PM
Last Post: jaseelati
  inductive power transfer ppt jaseelati 0 264 23-01-2015, 02:21 PM
Last Post: jaseelati
  power theft detection via plc pdf jaseelati 0 335 22-01-2015, 03:31 PM
Last Post: jaseelati
  distributed power flow controller ppt jaseelati 0 268 21-01-2015, 03:21 PM
Last Post: jaseelati
  wireless power theft monitoring system and indication at local substations. jaseelati 0 358 10-01-2015, 03:42 PM
Last Post: jaseelati
  pedal power hacksaw project report jaseelati 0 307 10-01-2015, 02:14 PM
Last Post: jaseelati
  fluid energy milling ppt jaseelati 0 160 10-01-2015, 01:18 PM
Last Post: jaseelati