three dimensional (3-D) chip design (download Report and ppt)
Thread Rating:
  • 0 Vote(s) - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
computer science crazy
Super Moderator
******

Posts: 3,048
Joined: Dec 2008
#1
22-02-2009, 12:09 AM


1. INTRODUCTION

There is a saying in real estate; when land get expensive, multi-storied buildings are the alternative solution. We have a similar situation in the chip industry. For the past thirty years, chip designers have considered whether building integrated circuits multiple layers might create cheaper, more powerful chips.

Performance of deep-sub micrometer very large scale integrated (VLSI) circuits is being increasingly dominated by the interconnects due to increasing wire pitch and increasing die size. Additionally, heterogeneous integration of different technologies on one single chip is becoming increasingly desirable, for which planar (2-D) ICs may not be suitable.

The three dimensional (3-D) chip design strategy exploits the vertical dimension to alleviate the interconnect related problems and to facilitate heterogeneous integration of technologies to realize system on a chip (SoC) design. By simply dividing a planar chip into separate blocks, each occupying a separate physical level interconnected by short and vertical interlayer interconnects (VILICs), significant improvement in performance and reduction in wire-limited chip area can be achieved.

In the 3-Ddesign architecture, an entire chip is divided into a number of blocks, and each block is placed on a separate layer of Si that are stacked on top of each other.


2. MOTIVATION FOR 3-D ICs

The unprecedented growth of the computer and the information technology industry is demanding Very Large Scale Integrated ( VLSI ) circuits with increasing functionality and performance at minimum cost and power dissipation. Continuous scaling of VLSI circuits is reducing gate delays but rapidly increasing interconnect delays. A significant fraction of the total power consumption can be due to the wiring network used for clock distribution, which is usually realized using long global wires.

Furthermore, increasing drive for the integration of disparate signals (digital, analog, RF) and technologies (SOI, SiGe, GaAs, and so on) is introducing various SoC design concepts, for which existing planner (2-D) IC design may not be suitable.

INTERCONNECT LIMITED VLSI PERFORMANCE

In single Si layer (2-D) ICs, chip size is continuously increasing despite reductions in feature size made possible by advances in IC technology such as lithography and etching. This is due to the ever growing demand for functionality and high performance, which causes increased complexity of chip design, requiring more and more transistors to be closely packed and connected. Small feature sizes have dramatically improved device performance. The impact of this miniaturization on the performance of interconnect wire, however, has been less positive. Smaller wire cross sections, smaller wire pitch, and longer line to traverse larger chips have increase the resistance and capacitance of these lines, resulting in a significant increase in signal propagation (RC) delay. As interconnect scaling continues, RC delay is increasingly becoming the dominant factor determining the performance of advanced ICâ„¢s.

PHYSICAL LIMITATIONS OF Cu INTERCONNECTS

At 250 nm technology node, Cu with low-k dielectric was introduced to alleviate the adverse effect of increasing interconnect delay.However,below 130nm technology node, substantial interconnect delays would result in spite of introducing these new materials, which in turn will severely limit the chip performance. Further reduction in interconnect delay is not possible.

This problem is especially acute for global interconnects, which comprise about 10% of total wiring in current architectures. Therefore, it is apparent that material limitations will ultimately limit the performance improvement as technology scales. Also, the problem of long lossy lines cannot be fixed by simply widening the metal lines and by using thicker interlayer dielectric, since this will leas to an increase in the number of metal layers. This will result in an increase in complexity, reliability and cost.

SYSTEM “ ON “ A “ CHIP DESIGN

System “ on “ a “chip (SoC) is a broad concept that refers to the integration of nearly all aspects of a system design on a single chip. These chips are often mixed-signal and/or mixed-technology designs, including such diverse combinations as embedded DRAM, high “ performance and low-power logic, analog, RF, programmable platforms (software, FPGAs, Flash, etc.).

SoC designs are often driven by the ever-growing demand for increased system functionality and compactness at minimum cost, power consumption, and time to market. These designs form the basis for numerous novel electronic applications in the near future, in areas such as wired and wireless multimedia communications including high speed internet applications, medical applications including remote surgery, automated drug delivery, and non invasive internal scanning and diagnosis, aircraft/automobile control and safety, fully automated industrial control systems, chemical and biological hazard detection, and home security and entertainment systems, to name a few.

There are several challenges to effective SoC designs:

1. Large scale integration of functionalities and disparate technologies on a single chip dramatically increases the chip area, which necessitates the use of numerous long global wires. These wires can lead to unacceptable signal transmission delays and increase the power consumption by increasing the total capacitance that needs to be driven by the gates.

2. Integration of disparate technologies such as embedded DRAM, logic, and passive components in SoC applications introduces significant complexity in materials and process integration.

3. The noise generated by the interference between different embedded circuit blocks containing digital and analog circuits becomes a challenging problem.

4. Although SoC designs typically reduce the number of I/O pins compared to a system assembled on a printed circuit board(PCB), several high performance SoC designs involve very high I/O pin counts , which can increase the cost per chip

5. Integration of mixed technologies on a single die requires novel design methodologies and tools ,with design productivity being a key requirement.

Download The Full Report other Document
Download
Use Search at http://topicideas.net/search.php wisely To Get Information About Project Topic and Seminar ideas with report/source code along pdf and ppt presenaion
Reply
vijyetagohil
Active In SP
**

Posts: 2
Joined: Oct 2011
#2
14-10-2011, 11:07 PM

hello i need this foe seminar and presentation..because from internet i cant get more information so
Reply
vijyetagohil
Active In SP
**

Posts: 2
Joined: Oct 2011
#3
14-10-2011, 11:12 PM

hello i want this seminar and presentation as a referance because i want to lern this briefly .beause of to increase my knowlegde
Reply
seminar addict
Super Moderator
******

Posts: 6,592
Joined: Jul 2011
#4
15-10-2011, 09:35 AM


to get information about the topic"three dimensional (3-D) chip design" refer the link bellow

topicideashow-to-three-dimensional-3-d-chip-design-download-report-and-ppt?pid=57832#pid57832
Reply
MANJUNATHA BR
Active In SP
**

Posts: 1
Joined: Nov 2011
#5
03-11-2011, 12:02 PM

Plz send me downloaded link..
thankm you
Reply
seminar addict
Super Moderator
******

Posts: 6,592
Joined: Jul 2011
#6
04-11-2011, 09:49 AM

to get information about the topic"three dimensional (3-D) chip design (download Report and ppt)"refer the link bellow

topicideashow-to-three-dimensional-3-d-chip-design-download-report-and-ppt
Reply
crn1986
Active In SP
**

Posts: 8
Joined: Feb 2010
#7
02-12-2011, 12:00 PM

three dimensional (3-D) chip design (download Report and ppt)
Reply
crn1986
Active In SP
**

Posts: 8
Joined: Feb 2010
#8
02-12-2011, 12:16 PM

three dimensional (3-D) chip design (download Report and ppt)
thank you very much sir...
Reply
seminar addict
Super Moderator
******

Posts: 6,592
Joined: Jul 2011
#9
03-12-2011, 09:40 AM

to get information about the topic"three dimensional (3-D) chip design (download Report and ppt)"refer the link bellow

topicideashow-to-three-dimensional-3-d-chip-design-download-report-and-ppt
Reply
Guest
Thinking To Register

 
#10
08-01-2013, 11:22 AM

hi... its a good ppt and its helped alot.keep it up. thanks.
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page

Quick Reply
Message
Type your reply to this message here.


Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  DESIGN ATM CONTROLLER pdf seminar flower 1 988 22-07-2016, 02:13 PM
Last Post: mkaasees
  three phase fault analysis with auto reset on temporary fault and permanent trip othe jaseelati 0 83 10-01-2015, 03:26 PM
Last Post: jaseelati
  clutch ppt free download jaseelati 0 247 05-01-2015, 04:01 PM
Last Post: jaseelati
  transmission lines and waveguides by bakshi free download jaseelati 0 237 27-12-2014, 02:14 PM
Last Post: jaseelati
  large scale power generation using fuel cell ppt download jaseelati 0 241 20-12-2014, 02:01 PM
Last Post: jaseelati
  underwater wireless communication ppt download jaseelati 0 365 11-12-2014, 04:41 PM
Last Post: jaseelati
  transmission lines and waveguides by bakshi pdf free download jaseelati 0 245 11-12-2014, 03:23 PM
Last Post: jaseelati
  DESIGN AND IMPLEMENTATION OF FASTER AND LOW POWER MULTIPLIERS seminar flower 1 750 26-07-2014, 01:00 AM
Last Post: Guest
  Design and implementation of a test tool for the GSM traffic channel uploader 1 973 14-01-2014, 08:53 PM
Last Post: Guest
  satellite communication pdf report and ppt seminar presentation 4 8,748 28-09-2013, 03:34 PM
Last Post: seminar projects maker